Prototyping using FPGAs in VLSI design

By

V.Chandra Sekhar

Senior Design Engineer

VLSI & EH group

Unistring Tech Solutions Pvt. Ltd, # D 10, 5th Floor, Eureka complex, Beside Image hospitals, Ameerpet, Hyderabad

String Technologies, #309, Vederi complex, opp Dilshuk Nagar bus Depot, Dilsukh nagar, Hyderabad, ph: 040 – 24151900, 09440318188

String Technologies, Lashkar bazar, Hanamkonda, Warangal,

Agenda

- Why FPGA Prototyping
- How Prototyping is done
- What is achieved with prototyping

Why All Asics Should Be Prototyped??

Introduction to FPGA Prototyping

Product Development Cycle



Design Process



The problem

- Complexity of ASICs is increasing
- Time-to-Market is coming down
- Software simulation of design is slow
  - Simulation speeds are of the order of few Hz
  - Portion of whole design only can be fully verified
- Some form of hardware-assisted verification is needed

Methods

- Acceleration
- Emulation
- FPGA prototyping

Acceleration

- Involve arrays of special-purpose processor chips or FPGAs
- Simply geared to speeding the simulation of the ASIC in isolation
- Disadvantages
  - Verification does not verify the device in the context of the system
  - Very expensive
  - Accessed by only one (or very few) developers at a time

Emulation

- Involve arrays of special-purpose processor chips or FPGAs
- Integrated into the system-level environment
- Disadvantages
  - Speeds in the order of only 1 MHz
  - Very expensive
  - Accessed by only one (or very few) developers at a time

FPGA prototyping

- Create a hardware model of the ASIC design
- Verify the design “at-speed”
- Real-time simulation speeds in the order of 10 MHz to 80 MHz
- Inexpensive, thereby allowing them to be provided to multiple developers

Single FPGA prototypes

- 1/3 of today’s ASIC designs are verified by means of an FPGA-based prototype
- 2/3 of the designs can be modeled using a single FPGA
- Development boards are available off-the-shelf



Issues with prototyping

- HDL code compatibility
  - Code incompatibility between the ASIC and FPGA domains like clock gating etc
- Visibility into the design
  - For ex, tools like ChipScope

Multi-FPGA prototypes

- Hardware prototype of larger ASIC designs
- Account for 1/3 of all FPGA-based prototypes
- Off-the-shelf or custom boards

Issues

- Same problems as Single FPGA prototypes
- Partitioning of design
- Synchronization of FPGA signals
- Area and timing issues
- Pin locking etc..

How prototyping is done??

ASIC Prototyping Using Off-the-Shelf FPGA Boards

ASIC Prototyping Using Off-the-Shelf FPGA Boards

- Initial designs were prototyped on custom FPGA boards
- Today there is a thriving community of off-the-shelf multi-FPGA prototyping board vendors
- Off-the-shelf multi-FPGA prototyping board industry has grown to be three-quarters the size of the hardware emulation market

Parameters

- Better performance
  - For boards with 2-3 FPGAs custom boards never out perform commercial boards
- Ease of creation
  - For single FPGA, custom boards are easy to design
  - For multi FPGA boards, complexity increases exponentially
- Ease of interfacing
  - Interfacing is taken care by manufacturer in case of multi FPGA boards

Parameters (contd.)

- Reducing costs
  - Off-the-shelf boards are cheaper
  - No board design cost
- Reducing time-to-market
  - FPGA board making time is approx. 9 months which is saved for off-the-shelf counter parts

Typical Example



Partitioning the design

- Manual partitioning
  - Designer has better idea of how to partition
  - Grouping the design according to functionality
  - Partitioning according to timing needs
  - Synchronization may be lost if proper care is not taken
  - Area and I/O utilization
  - Keeping track of connectivity is very difficult

Automatic partitioning

- Automatic partitioning by software tools
  - Faster design partitioning
  - Some manual intervention is required for better efficiency
  - Ex. Certify

What is achieved through prototyping?

Verifying Complex ASICs through FPGA-based Prototyping

Why Prototype or Estimate

- Designs be verified and validated comprehensively prior to tapeout
- Verifying large processors such as IBM's 64-bit PowerPC used in Microsoft's Xbox, requires verification with real time devices
- Hardware-based verification alone can provide the real-time speed and interface for hardware debug
- Run software prior to the arrival of silicon

Verification phases



Prototype vs Emulator - Issues

1. Cost

2. Performance

An example

- Below are results for a video processing chip

Issues (contd.)

3. Hardware software co-verification
4. System replicates
5. Debug capabilities
   - Emulator provides better debug features
   - Tools like ChipScope are useful in debugging on prototype
6. Design partitioning
7. Rate adapters
   - Required for emulator due to speed difference
8. Compile, place & route and download times

Issues (contd.)

9. Power consumption
   - Emulators consume huge amount of power
   - Maintenance cost for cooling, power etc
10. I/O availability
11. I/O pin technology

Prototype or Emulator

Prototype or emulator



Key considerations for prototyping

- Cost
- ASIC to FPGA code changes
- Design partitioning
- Design debug
- IP integration
- IP security
- Interfacing with software debuggers

Key considerations for prototyping (contd.)

- Interfacing with real-time devices
- Prototype replicates
- Reusability
- I/O accessibility
- Configuring the FPGA board

Thank You

Questions Please…….